A Senior Package Engineer with an MS degree and 7+ years of semiconductor industry experience in the areas of IC package development and innovation. Experienced in Flip Chip (FC or C4), ultra thin and 3D package integration via stacked chip scale package development.